Keifer is the codename for a planned server microprocessor by Intel that will have 32 cores arranged in 8 nodes. Each node will have 3 megabytes of shared L3 cache and 512 kilobytes of shared L2 cache. Each node will contain a memory controller to reduce latency and increase bandwidth to main memory.